Helen Frankenthaler PCB Circuit Board R&D Center

High Speed HDI PCB for IoT Devices

HDI PCB Reverse Engineering for Manufacturing

Table of Contents

1. What Makes High-Density PCBs the Most Difficult to Reverse Engineer

2. HDI Technology Features and Their RE Challenges

3. Imaging and Capture Methods for HDI Boards

4. Reconstructing HDI Layouts: Microvias, Sequential Lamination, and Stackup

5. BGA Component Analysis and Reconstruction

6. Verification and Manufacturing of HDI Replacement Boards

7. Highleap’s HDI PCB Reverse Engineering Services and IP Compliance

High density PCB reverse engineering tackles the most technically demanding boards in the electronics industry: multilayer HDI (High Density Interconnect) boards with microvias, blind and buried vias, fine-pitch BGA components at 0.4 mm or 0.3 mm ball pitch, trace widths below 75 µm, and layer counts of 10–20+. These boards are found in networking equipment, medical imaging devices, aerospace avionics, industrial control systems, and defense electronics — mission-critical platforms where replacement boards must be available long after the original manufacturer has discontinued production.

When critical HDI boards reach end-of-life and OEM support is no longer available, organizations face a choice: retire the entire system or reconstruct the board from physical analysis. PCB reverse engineering provides a legitimate path to manufacturing replacement boards for legacy system sustainment, obsolescence management, failure analysis, and second-source qualification — all within intellectual property laws and contractual obligations.

The reverse engineering challenge scales dramatically with board density. A standard 4-layer board with 0.2 mm traces and 0.8 mm-pitch QFP components can be reverse engineered with optical scanning and basic X-ray. An HDI board with 0.05 mm traces, 0.075 mm microvias, and 0.3 mm-pitch BGA requires CT scanning, specialized imaging software, and engineers experienced with advanced fabrication processes. The margin for error shrinks proportionally — a 0.025 mm positioning error on a standard board is invisible, but on an HDI board with 0.1 mm trace-to-trace spacing, the same error creates a short circuit.

This guide covers the specialized methodology for reverse engineering HDI PCBs, from the imaging technology required through microvia reconstruction to manufacturing validation.

1. What Makes High-Density PCBs the Most Difficult to Reverse Engineer

1.1 Feature Size vs. Imaging Resolution

FeatureStandard PCBHDI PCBImaging Requirement
Minimum trace width0.15–0.20 mm0.050–0.075 mm3–5× higher resolution than standard
Minimum trace spacing0.15–0.20 mm0.050–0.075 mmMust resolve gaps smaller than a human hair
Via drill diameter0.25–0.30 mm0.075–0.150 mm (laser-drilled)CT scanning required for microvia mapping
BGA ball pitch0.80–1.00 mm0.30–0.50 mm±0.025 mm pad accuracy required
Layer count2–68–20+Each additional layer multiplies analysis time

1.2 The Stackup Complexity Problem

HDI boards use sequential lamination — they are built up in stages, with microvias laser-drilled at each stage, rather than being drilled and plated in a single pass like standard boards. This creates via structures that connect specific layer pairs (Layer 1–2, Layer 2–3) rather than penetrating the entire board. The reverse engineer must determine not just where each via is, but which specific layers it connects — a determination that requires CT scanning or destructive cross-sectioning.

2. HDI Technology Features and Their RE Challenges

2.1 Microvias

Microvias (≤0.15 mm drill diameter) are the defining feature of HDI PCBs. They are laser-drilled (not mechanically drilled) and connect adjacent layer pairs. Types include:

  • Blind microvias: Connect an outer layer to the adjacent inner layer only. Visible from one surface as a small pad with no corresponding feature on the opposite surface
  • Stacked microvias: Multiple blind vias stacked on top of each other, connecting three or more layers through the same X-Y position. Each via connects one layer pair; the stack connects the full range
  • Staggered microvias: Similar function to stacked vias but offset in position at each layer, creating a “staircase” pattern. More difficult to trace because the via shifts position at each layer transition

2.2 Via-in-Pad

Fine-pitch BGA components require via-in-pad technology — vias placed directly in the component pad rather than offset to the side. These vias are typically filled with copper or epoxy and plated over to create a flat pad surface for BGA soldering. The reverse engineer must identify via-in-pad structures (often invisible from the surface after filling and plating) to correctly map layer connectivity under BGA components.

2.3 Embedded Passives

Some HDI boards embed passive components (thin-film resistors, capacitors) within the board substrate. These components are invisible from the surface and can only be detected by electrical measurement (unexpected resistance or capacitance between points that appear directly connected on the surface) or high-resolution CT scanning.

3. Imaging and Capture Methods for HDI Boards

3.1 CT Scanning: The Essential Tool for HDI

CT (computed tomography) scanning is effectively mandatory for HDI reverse engineering. Standard 2D X-ray cannot resolve individual layers on a 12-layer board with microvias — all layers are superimposed in the image. CT creates a full 3D volume that can be “sliced” at each layer depth, revealing:

  • Copper patterns on each individual layer
  • Microvia locations and the specific layers they connect
  • Via-in-pad structures under BGA components
  • Trace routing on internal layers that cannot be seen from the surface

Resolution requirements: CT scans for HDI boards need voxel sizes of 5–15 µm to resolve 0.050–0.075 mm traces. This limits the maximum board area that can be scanned in one pass — large boards may require multiple overlapping scans that are stitched together.

3.2 High-Resolution Optical Imaging

After component removal, outer layers are captured at high resolution using digital microscope cameras (5–10 µm per pixel). The imaging system must handle:

  • Fine-pitch pad patterns with 0.050 mm features
  • Trace routing between BGA pads at the land pattern level
  • Solder mask registration (critical for verifying pad exposure dimensions)

3.3 Controlled Cross-Sectioning

For stackup verification: microsection analysis at multiple locations across the board to measure:

  • Total board thickness and individual layer thicknesses
  • Copper weight on each layer
  • Microvia aspect ratio and plating quality
  • Dielectric material identification (FR4, low-loss materials such as Megtron or IS400)

4. Reconstructing HDI Layouts: Microvias, Sequential Lamination, and Stackup

4.1 Stackup Reconstruction

The stackup of an HDI board is significantly more complex than a standard board:

  • Core layers (mechanically drilled through-vias) vs. build-up layers (laser-drilled microvias)
  • Sequential lamination sequence: which layers are laminated at each stage
  • Dielectric material type and thickness at each layer transition (may differ between core and build-up layers)
  • Copper weight at each layer (often different: heavier copper on power layers, lighter on signal layers)

Accurate stackup reconstruction is critical for impedance calculations. HDI boards commonly have controlled-impedance traces (50Ω single-ended, 100Ω differential) on multiple layers — incorrect dielectric thickness in the stackup specification will produce incorrect impedance.

4.2 Microvia Mapping Protocol

Using CT scan data, every microvia is mapped:

  • X-Y position
  • Connected layer pair (Layer 1–2? Layer 2–3? Through all layers?)
  • Via type (blind, buried, stacked, staggered, through)
  • Drill diameter
  • Pad diameter on each connected layer

For a complex HDI board, the microvia count may reach several thousand — each requiring correct layer assignment. This is the most time-consuming aspect of HDI reverse engineering.

4.3 BGA Fanout Reconstruction

The BGA fanout — the trace routing pattern that connects BGA pads to vias and outward to the board’s signal routing layers — is the most geometrically constrained area on an HDI board. At 0.4 mm BGA pitch, traces must route between pads with 0.100 mm spacing — leaving approximately 0.050 mm trace width with 0.025 mm clearance on each side. These dimensions must be captured with corresponding accuracy.

5. BGA Component Analysis and Reconstruction

5.1 Ball Map Determination

BGA components have their connections on the bottom surface, invisible when the component is installed. The ball map (which balls are connected and which are no-connect) must be determined from:

  • Component datasheet (if the BGA IC is identified)
  • X-ray imaging of the installed component (shows ball pattern and pad connections)
  • Post-removal pad inspection (shows which pads have solder residue indicating connected balls vs. which are clean indicating no-connect positions)

5.2 BGA Footprint Accuracy

BGA footprints require the highest positional accuracy in the reconstruction:

  • Pad center-to-center spacing must match the component’s ball pitch within ±0.025 mm
  • Pad diameter must be correct for reliable solder joint formation (typically 0.20–0.35 mm for 0.4–0.5 mm pitch BGAs)
  • Solder mask opening must provide correct pad exposure without bridging to adjacent pads
  • Via-in-pad positions must be precisely centered within the pad (offset vias reduce solder volume and joint reliability)

6. Verification and Manufacturing of HDI Replacement Boards

6.1 Design Rule Verification

The reconstructed HDI layout must pass DRC against the target manufacturer’s HDI capability profile:

  • Minimum trace width and spacing (manufacturer-specific for their laser drill and imaging equipment)
  • Microvia aspect ratio limits (typically ≤1:1 for standard laser microvias)
  • Stacked via limits (maximum number of stacked layers depends on plating capability)
  • Annular ring requirements for microvias (tighter than for mechanical vias)

6.2 Impedance Verification

For controlled-impedance HDI boards, the reconstructed stackup and trace dimensions must produce the correct impedance. This is verified by:

  • 2D field solver calculation using the reconstructed stackup
  • TDR (time-domain reflectometry) measurement on the fabricated prototype
  • Comparison between calculated and measured impedance (typical tolerance: ±10%)

6.3 Manufacturing Considerations

HDI boards require specialized manufacturing capability — not every PCB fabricator can produce them:

  • Laser drilling equipment for microvias
  • Sequential lamination capability
  • High-registration imaging for fine-pitch traces
  • Via fill and planarization for via-in-pad

Fabrication facility selection must match the board’s technology requirements — attempting to manufacture an HDI design at a standard-capability shop will result in fabrication failures and quality problems.

7. Highleap’s HDI PCB Reverse Engineering Services and IP Compliance

Our commitment to lawful practice: Highleap provides PCB reverse engineering exclusively for legitimate purposes including legacy system sustainment, end-of-life component replacement, failure analysis, second-source qualification, and interoperability development. Every project is evaluated for IP compliance before acceptance. We do not accept projects intended to replicate proprietary products for market competition or circumvent active patent protections. Clients are required to confirm lawful ownership or authorization of the boards submitted for analysis.

Highleap Electronics provides specialized HDI reverse engineering with the imaging technology, engineering expertise, and manufacturing capability required for high-density boards:

  • CT scanning capability: Full 3D board reconstruction at 5–15 µm resolution for microvia mapping and internal layer capture
  • HDI layout expertise: Engineers experienced with sequential lamination stackups, microvia routing, and HDI design rules
  • Fine-pitch BGA reconstruction: ±0.025 mm pad accuracy for 0.3–0.5 mm pitch BGA components with via-in-pad
  • Impedance-controlled reconstruction: Stackup specification with impedance calculations verified by TDR on fabricated prototypes
  • HDI manufacturing: In-house HDI fabrication and assembly with laser drilling, sequential lamination, and via-fill capability
  • Complete verification: DRC, impedance verification, electrical testing, X-ray inspection of BGA assembly, and functional validation

Typical Engagements

  • Defense and aerospace: Replacement boards for legacy avionics and radar systems where OEM production has ceased and DMSMS (Diminishing Manufacturing Sources and Material Shortages) programs require form-fit-function equivalents
  • Medical equipment: Spare HDI boards for imaging systems, patient monitors, and diagnostic instruments that must remain operational beyond original support periods
  • Industrial infrastructure: Controller boards for manufacturing lines, power systems, and telecom equipment wi